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This letter reports lateral GaN-on-Si power Schottky barrier diodes (SBDs) with unprecedented
voltage-blocking performance by integrating 3-dimensionally a hybrid of tri-anode and slanted tri-
gate architectures in their anode. The hybrid tri-anode pins the voltage drop at the Schottky junc-
tion (VSCH), despite a large applied reverse bias, fixing the reverse leakage current (IR) of the SBD.
Such architecture led to an ultra-low IR of 516 5.9 nA/mm at 1000V, in addition to a small turn-
on voltage (VON) of 0.616 0.03V. The slanted tri-gate effectively distributes the electric field in
OFF state, leading to a remarkably high breakdown voltage (VBR) of 2000V at 1 lA/mm, consti-
tuting a significant breakthrough from existing technologies. The approach pursued in this work
reduces the IR and increases the VBR without sacrificing the VON, which provides a technology for
high-voltage SBDs, and unveils the unique advantage of tri-gates for advanced power applica-
tions. Published by AIP Publishing. https://doi.org/10.1063/1.5012866
High-voltage rectifiers are crucial in nearly every topol-
ogy of power converters, and GaN-on-Si Schottky barrier
diodes (SBDs) are highly promising for such applications
due to their superior performance and competitive cost.1–8
Moreover, they are lateral devices and can be monolithically
integrated with GaN-on-Si transistors and circuits, which is
highly desirable for future compact and efficient power
converters.9,10
Despite these advantages, a major obstacle for GaN-on-
Si SBDs is their limited voltage-blocking performance.
Efficient power devices must present high VBR and small IR,
which are however very challenging in GaN SBDs. First, the
IR in GaN SBDs is typically large, being dominated by many
non-ideal effects that are very difficult to eliminate, such as
tunneling.11 Second, although a small Schottky barrier (UB)
leads to a small VON, it also increases the IR, and thus, there
is a natural trade-off between good ON- and OFF-state per-
formances. Finally, the lateral current conduction in GaN
SBDs results in an inhomogeneous distribution of the elec-
tric field, which severely limits their VBR,
12,13 despite the
resistivity of their buffer layers. Consequently, the poor
voltage-blocking capability in GaN-on-Si SBDs is usually
limited by the device architecture, rather than their buffer
layers. As an example, the voltage-blocking performance of
GaN-on-Si SBDs is still much inferior than that of GaN-on-
Si transistors, even though they share the same material
platform. While GaN-on-Si power transistors have been
commercialized for applications up to 650V, GaN-on-Si
SBDs for such ratings are still missing.
In this work, we demonstrate that high-performance
GaN-on-Si power SBDs with superior voltage-blocking
capabilities (2 kV at 1 lA/mm) can be achieved with a judi-
cious device design, by integrating hybrid tri-anode (TA)
and slanted tri-gate (TG) architectures. The hybrid tri-anode
reduced the IR by controlling the VSCH with the width of its
nanostructures (w), resulting in an ultra-low IR of 516 5.9 nA/
mm at 1000V and in a small VON of 0.616 0.03V. The
slanted tri-gate provided a continuous gradient of pinch-off
voltage (Vp) from the anode towards the cathode, spreading
effectively the electric field in OFF state, leading to a record
VBR of 2 kV at 1lA/mm. These results establish a milestone
for GaN power devices and could lead to enormous opportuni-
ties for future monolithic GaN power circuits.
The Al0.25Ga0.75N/GaN heterostructure in this work was
grown on a silicon substrate with 5lm-thick buffer layers.
The fabrication of the slanted tri-gate SBDs (Fig. 1) started
with e-beam lithography to define the nanostructures in the
anode, which were etched by inductively coupled plasma
with a depth of 180 nm. The width (w) and spacing of the
nanostructures in the tri-gate and tri-anode regions were
200 nm and 400 nm, respectively, while the w in the slanted
tri-gate region increased continuously from 200 nm to 600 nm
FIG. 1. (a) Schematic of the slanted tri-gate SBD and (b) a top-view scanning
electron microscopy (SEM) image of the anode region. Cross-sectional sche-
matics of the (c) planar (P), (d) slanted tri-gate (sTG), (e) tri-gate (TG), and
(f) tri-anode (TA) regions comprising the anode.
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towards the cathode. The devices were isolated by mesa etch-
ing, and the cathode ohmic contact was formed by alloying
Ti/Al/Ti/Ni/Au at 830 C. Then, 10 nm SiO2 and 10 nm Al2O3
were deposited by atomic layer deposition and selectively
removed in the tri-anode region. Finally, the anode contact
was formed with Ni/Au. The oxide in the access and ohmic
regions was removed by wet etching, which did not affect the
IR in this work. The length of the planar (LFP), slanted tri-gate
(LsTG), tri-gate (LTG), and tri-anode (LTA) regions was 1.3lm,
0.7lm, 0.5lm, and 4lm, respectively (Fig. 1). All current
values in this work were normalized by the width of the
device footprint (60lm).
The schematic and equivalent circuit of the nanostruc-
tured anode are shown in Figs. 2(a) and 2(b), respectively. It
consists of a tri-anode SBD connected in series with a tri-
gate, a slanted tri-gate, and a planar-gate transistor. The
main idea is to design the distribution of potential along the
device in OFF state, by engineering the profile of Vp with
w in a single fabrication step, to obtain small IR and high
VBR. More specifically, the purpose of each component can
be briefly explained as follows:
1. The tri-anode (TA) was designed for small VON
8,14 and
low IR.
15 In ON state, the metal contacts the 2DEG
directly at the sidewalls and hence leads to a small VON.
In OFF state, when the voltage is below the Vp of the tri-
anode (Vp,TA), the VSCH is pinned at jVp,TAj [Fig. 2(c)],
which fixes the IR at a constant level. jVp,TAj can be
reduced continuously with smaller w [Fig. 2(d)], resulting
in a smaller VSCH and hence in an exponentially lower IR,
as quantified in our previous study.15 Therefore, here the
IR is controlled by VSCH, instead of by the UB, so it can be
reduced without sacrificing the VON,
15 which decouples
the IR and VON.
2. The tri-gate region (TG) was inserted to shield the tri-
anode, since the TA is vulnerable to high electric fields,
which are concentrated at its cathode-side edge, and can
lead to large IR and even early breakdown of the device.
15
By connecting the TG in series with the TA, the voltage
drop at the cathode-edge of the TA (VTA) is pinned at
jVp,TGVp,TAj [Fig. 2(c)], which can be also reduced with
a smaller w [Fig. 2(d)], when w is below 1lm, shielding the
TA from large reverse biases. More details about the impact
of the w on device characteristics can be found elsewhere.1
3. The slanted tri-gate (sTG) was included to enhance the
VBR.
16 It was patterned with a slanted w, increasing
towards the cathode. Since the jVpj in a tri-gate MOS struc-
ture reduces with smaller w [Fig. 2(d)], the sTG works as
many incrementally stepped field plates (FPs)16 with a con-
tinuous gradient of jVp,sTGj increasing towards the cathode.
As a result, the electric field is spread along the entire sTG,
which significantly improves the VBR [Fig. 2(c)], similarly
to conventional slanted FPs, but with the advantage of a
much easier and more controllable fabrication by simply
tuning the w lithographically in a single step;
4. The long planar region (P) works as a planar FP to further
improve the VBR, since the Vp of the planar region (Vp,P)
FIG. 2. (a) Schematic and (b) equivalent circuit of the slanted tri-gate SBDs.
(c) Schematic showing the distribution of potential and electric field at the
2DEG channel in the SBD under a large reverse bias. (d) Averaged absolute
value of the pinch-off voltage (jVpj) as a function of the width (w) of the nano-
wires in tri-gated AlGaN/GaN structures, determined from about eight devices
of the each type fabricated on a control sample with 20 nm Al2O3 as the oxide.
FIG. 3. (a) Forward I-V characteristics and (b) distribution of VON of the
slanted tri-gate SBDs. The inset shows the dependence of the estimated ide-
ality factor (n) upon the temperature (T). (c) Average IR from ten devices
measured at room-temperature (RT) with a floating substrate connection.
The value of IR was independent from the substrate connection when V was
below 900V. The inset shows the IR with 15lm and 25lm of LAC at RT.
(d) IR at RT and 150
C measured under a voltage of 200V. The inset
shows the reverse I-V characteristics at different temperatures.
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is more negative with respect to the most negative value
of the Vp,sTG.
16,17
The slanted tri-gate SBDs presented very good ON-state
performance as shown in Fig. 3(a), despite the partial
removal of the 2DEG in the anode. The ON-resistance (RON)
was 13.96 1.3 X mm and 226 2.9 X mm at room temperature
for devices with LAC of 15lm and 25lm, respectively, and
increased to 27.66 2.9 X mm and 376 1.8 X mm at 150 C.
The VON was as small as 0.616 0.03V [Fig. 3(b)], determined
at 1mA/mm. The ideality factor (n) was 1.406 0.02 at room-
temperature (RT) and reduced to 1.276 0.01 at 150 C [inset
in Fig. 3(b)], indicating the high quality of the sidewall
Schottky contacts despite the etching.
In OFF state, the IR of the slanted tri-gate SBDs was satu-
rated after the pinch-off of the tri-anode at about 1.7V [the
inset in Fig. 3(c)] due to the fixed VSCH, which was not affected
by LAC, and thus, the IR was nearly constant at 5.56 1.8 nA/
mm until 650V and did not reach 10nA/mm until 830V
[Fig. 3(c)]. Extremely low IR of 516 5.9 nA/mm was observed
at 1000V, which is significantly smaller than in any other
reports of GaN-on-Si SBDs. For voltages below 900V, there
was no significant difference in IR measured with floating and
grounded substrates. From RT to 150 C, the IR increased by
only 50nA/mm [inset of Fig. 3(d)], and at 150 C, the IR at
200V was as small as 576 13 nA/mm [Fig. 3(d)]. This is the
smallest IR among reported lateral GaN SBDs at such high
temperature.
In addition to their small VON and ultra-low IR, the
slanted tri-gate SBDs also presented high VBR [Fig. 4(a)].
With floating substrate, the VBR at 1lA/mm was 1450V
and 2000V, and the hard breakdown was 1500V and
2500V for devices with LAC of 15lm and 25lm,
respectively, corresponding to a critical breakdown field of
1MV/cm (extracted from the hard breakdown voltage versus
LAC). With grounded substrate, the VBR at 1lA/mm for both
LAC was about 1060V, while the hard breakdown was up to
1200V, which is comparable to current 650V-rated GaN-
on-Si power transistors18–21 and is limited by the vertical
breakdown of the buffer layers.22 These results indicate that
the 15lm-LAC SBDs can fulfill the voltage-blocking require-
ments of 600/650V applications, even for those requiring
grounded substrate connection, and the 25lm-LAC SBDs can
be used for 1200V applications (with floating substrate con-
nection22) both providing a safety margin in breakdown of
about 100% (from the rated voltage to the hard breakdown).
Figure 4(b) shows the C-V measurement characteristics
of the slanted tri-gate SBDs plotted along with the IR. The
slanted tri-gate SBDs presented ultra-low IR, because their
VSCH was pinned and the IR saturated at the pinch-off of the
tri-anode, at about 1.7V [Fig. 4(b)], instead of increasing
exponentially with the voltage. This decouples the IR from
the VON, allowing an independent design of the forward and
reverse performance of the SBD, which is a major feature of
this architecture. The high VBR of the slanted tri-gate SBDs
was due to the better-distributed electric field along the
device. The continuity of the C in the slanted tri-gate region
[sTGþTG region in Fig. 4(b)] indicates a gradual depletion
of the channel with increasing reverse bias, due to the gradi-
ent of Vp, which spread effectively the electric field and
greatly improved the VBR. Such an effect is similar to con-
ventional slant FPs23 but obtained here with a more precise
and controllable way of tuning the w lithographically,
instead of the complex sloped etch of the FP oxide.
The slanted tri-gate SBDs are also promising for fast
switching, due to their small capacitive charge (QC) of
0.2636 0.13 nC/A [inset of Fig. 4(b)], which is comparable
to or below reported values for fast-switching GaN power
SBDs on Si (0.415 nC/A)24 and SiC (0.213 nC/A)25 sub-
strates. The switching time estimated from QC
2 was 263
ps, which is about 25% shorter than that of conventional
high-voltage GaN SBDs with double FPs.4
The high performance of the slanted tri-gate SBDs
makes them excellent power rectifiers (Fig. 5), presenting
FIG. 4. (a) Breakdown characteristics of the slanted tri-gate SBDs, measured
at room temperature. (b) The capacitance-voltage (C-V) characteristics of the
SBDs along with their IR. The inset shows the cumulative charge (QC) of the
devices. The C-V measurement was performed at 1MHz at room temperature,
with negligible hysteresis observed from double-sweep measurements.
FIG. 5. Specific on-resistance (RON,SP) versus VBR benchmark of the slanted
tri-gate SBDs against state-of-the-art lateral GaN-on-Si SBDs by defining
the VBR at IR¼ 1 lA/mm. The VBR for all reference devices was re-
calculated based on the reported data following the definition of VBR at
IR¼ 1 lA/mm. For fair comparison, devices with unspecified RON or IR
were not included.
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the highest VBR, the lowest IR of 5.56 1.8 nA/mm at 650V
(or 0.1 lA at 1200V), a small VON of 0.616 0.03V, and
an excellent high-power figure-or-merit up to 1.16GW/cm2,
as compared with existing GaN-on-Si power diodes with
conventional technologies, rendering a breakthrough for the
family of GaN-on-Si power devices.
In conclusion, in this letter, we presented 2 kV GaN-on-
Si power SBDs by 3-dimensional integration of slanted
tri-gate and hybrid tri-anode architectures. The hybrid tri-
anode allows an independent design of the forward and
reverse performances of the SBD, resulting in an ultra-low
IR and a small VON. Together with the slanted tri-gate, a high
VBR of 2000V at 1 lA/mm was achieved, yielding a signif-
icant breakthrough from existing technologies. The approach
presented in this work demonstrates a pathway to achieve
high-voltage power SBDs and opens enormous opportunities
for future monolithic GaN power converters.
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